|
#define | HSMCI ((Hsmci *)0x40000000U) |
| (HSMCI ) Base Address
|
|
#define | SSC ((Ssc *)0x40004000U) |
| (SSC ) Base Address
|
|
#define | SPI0 ((Spi *)0x40008000U) |
| (SPI0 ) Base Address
|
|
#define | TC0 ((Tc *)0x4000C000U) |
| (TC0 ) Base Address
|
|
#define | TC1 ((Tc *)0x40010000U) |
| (TC1 ) Base Address
|
|
#define | TC2 ((Tc *)0x40014000U) |
| (TC2 ) Base Address
|
|
#define | TWIHS0 ((Twihs *)0x40018000U) |
| (TWIHS0) Base Address
|
|
#define | TWIHS1 ((Twihs *)0x4001C000U) |
| (TWIHS1) Base Address
|
|
#define | PWM0 ((Pwm *)0x40020000U) |
| (PWM0 ) Base Address
|
|
#define | USART0 ((Usart *)0x40024000U) |
| (USART0) Base Address
|
|
#define | USART1 ((Usart *)0x40028000U) |
| (USART1) Base Address
|
|
#define | USART2 ((Usart *)0x4002C000U) |
| (USART2) Base Address
|
|
#define | MCAN0 ((Mcan *)0x40030000U) |
| (MCAN0 ) Base Address
|
|
#define | MCAN1 ((Mcan *)0x40034000U) |
| (MCAN1 ) Base Address
|
|
#define | USBHS ((Usbhs *)0x40038000U) |
| (USBHS ) Base Address
|
|
#define | AFEC0 ((Afec *)0x4003C000U) |
| (AFEC0 ) Base Address
|
|
#define | DACC ((Dacc *)0x40040000U) |
| (DACC ) Base Address
|
|
#define | ACC ((Acc *)0x40044000U) |
| (ACC ) Base Address
|
|
#define | ICM ((Icm *)0x40048000U) |
| (ICM ) Base Address
|
|
#define | ISI ((Isi *)0x4004C000U) |
| (ISI ) Base Address
|
|
#define | GMAC ((Gmac *)0x40050000U) |
| (GMAC ) Base Address
|
|
#define | TC3 ((Tc *)0x40054000U) |
| (TC3 ) Base Address
|
|
#define | SPI1 ((Spi *)0x40058000U) |
| (SPI1 ) Base Address
|
|
#define | PWM1 ((Pwm *)0x4005C000U) |
| (PWM1 ) Base Address
|
|
#define | TWIHS2 ((Twihs *)0x40060000U) |
| (TWIHS2) Base Address
|
|
#define | AFEC1 ((Afec *)0x40064000U) |
| (AFEC1 ) Base Address
|
|
#define | MLB ((Mlb *)0x40068000U) |
| (MLB ) Base Address
|
|
#define | AES ((Aes *)0x4006C000U) |
| (AES ) Base Address
|
|
#define | TRNG ((Trng *)0x40070000U) |
| (TRNG ) Base Address
|
|
#define | XDMAC ((Xdmac *)0x40078000U) |
| (XDMAC ) Base Address
|
|
#define | QSPI ((Qspi *)0x4007C000U) |
| (QSPI ) Base Address
|
|
#define | SMC ((Smc *)0x40080000U) |
| (SMC ) Base Address
|
|
#define | SDRAMC ((Sdramc *)0x40084000U) |
| (SDRAMC) Base Address
|
|
#define | MATRIX ((Matrix *)0x40088000U) |
| (MATRIX) Base Address
|
|
#define | UTMI ((Utmi *)0x400E0400U) |
| (UTMI ) Base Address
|
|
#define | PMC ((Pmc *)0x400E0600U) |
| (PMC ) Base Address
|
|
#define | UART0 ((Uart *)0x400E0800U) |
| (UART0 ) Base Address
|
|
#define | CHIPID ((Chipid *)0x400E0940U) |
| (CHIPID) Base Address
|
|
#define | UART1 ((Uart *)0x400E0A00U) |
| (UART1 ) Base Address
|
|
#define | EFC ((Efc *)0x400E0C00U) |
| (EFC ) Base Address
|
|
#define | PIOA ((Pio *)0x400E0E00U) |
| (PIOA ) Base Address
|
|
#define | PIOB ((Pio *)0x400E1000U) |
| (PIOB ) Base Address
|
|
#define | PIOC ((Pio *)0x400E1200U) |
| (PIOC ) Base Address
|
|
#define | PIOD ((Pio *)0x400E1400U) |
| (PIOD ) Base Address
|
|
#define | PIOE ((Pio *)0x400E1600U) |
| (PIOE ) Base Address
|
|
#define | RSTC ((Rstc *)0x400E1800U) |
| (RSTC ) Base Address
|
|
#define | SUPC ((Supc *)0x400E1810U) |
| (SUPC ) Base Address
|
|
#define | RTT ((Rtt *)0x400E1830U) |
| (RTT ) Base Address
|
|
#define | WDT ((Wdt *)0x400E1850U) |
| (WDT ) Base Address
|
|
#define | RTC ((Rtc *)0x400E1860U) |
| (RTC ) Base Address
|
|
#define | GPBR ((Gpbr *)0x400E1890U) |
| (GPBR ) Base Address
|
|
#define | RSWDT ((Rswdt *)0x400E1900U) |
| (RSWDT ) Base Address
|
|
#define | UART2 ((Uart *)0x400E1A00U) |
| (UART2 ) Base Address
|
|
#define | UART3 ((Uart *)0x400E1C00U) |
| (UART3 ) Base Address
|
|
#define | UART4 ((Uart *)0x400E1E00U) |
| (UART4 ) Base Address
|
|