![]() |
RTEMS 6.1
|
Modules | |
| TSC Register Masks | |
Data Structures | |
| struct | TSC_Type |
Macros | |
| #define | TSC_BASE (0x400E0000u) |
| #define | TSC ((TSC_Type *)TSC_BASE) |
| #define | TSC_BASE_ADDRS { TSC_BASE } |
| #define | TSC_BASE_PTRS { TSC } |
| #define | TSC_IRQS { TSC_DIG_IRQn } |
| #define | TSC_BASIC_SETTING__4_5_WIRE_MASK TSC_BASIC_SETTING_WIRE_4_5_MASK |
| #define | TSC_BASIC_SETTING__4_5_WIRE_SHIFT TSC_BASIC_SETTING_WIRE_4_5_SHIFT |
| #define | TSC_BASIC_SETTING__4_5_WIRE(x) TSC_BASIC_SETTING_WIRE_4_5(x) |
| #define TSC_BASE (0x400E0000u) |
Peripheral TSC base address
| #define TSC_BASE_ADDRS { TSC_BASE } |
Array initializer of TSC peripheral base addresses
| #define TSC_BASE_PTRS { TSC } |
Array initializer of TSC peripheral base pointers
| #define TSC_IRQS { TSC_DIG_IRQn } |
Interrupt vectors for the TSC peripheral type