RTEMS Logo

RTEMS 4.7.99.2 On-Line Library

MIPS Specific Information Vectoring of an Interrupt Handler

PREV UP NEXT Bookshelf RTEMS CPU Architecture Supplement

5.4.1: Vectoring of an Interrupt Handler

  • MIPS Specific Information Models Without Separate Interrupt Stacks
  • MIPS Specific Information Models With Separate Interrupt Stacks

    • Depending on whether or not the particular CPU supports a separate interrupt stack, the XXX family has two different interrupt handling models.

    PREV UP NEXT Bookshelf RTEMS CPU Architecture Supplement

    Copyright © 1988-2004 OAR Corporation