21 #ifndef _RTEMS_SCORE_CPU_H 22 #define _RTEMS_SCORE_CPU_H 44 #define CPU_SIMPLE_VECTORED_INTERRUPTS TRUE 55 #define CPU_ISR_PASSES_FRAME_POINTER TRUE 92 #if ( BLACKFIN_CPU_HAS_FPU == 1 ) 93 #define CPU_HARDWARE_FP TRUE 95 #define CPU_HARDWARE_FP FALSE 97 #define CPU_SOFTWARE_FP FALSE 123 #define CPU_ALL_TASKS_ARE_FP FALSE 140 #define CPU_IDLE_TASK_IS_FP FALSE 171 #define CPU_USE_DEFERRED_FP_SWITCH TRUE 173 #define CPU_ENABLE_ROBUST_THREAD_DISPATCH FALSE 186 #define CPU_STACK_GROWS_UP FALSE 189 #define CPU_CACHE_LINE_BYTES 32 191 #define CPU_STRUCTURE_ALIGNMENT 203 #define CPU_MODES_INTERRUPT_MASK 0x00000001 205 #define CPU_MAXIMUM_PROCESSORS 32 273 uint32_t register_r4;
274 uint32_t register_r5;
275 uint32_t register_r6;
276 uint32_t register_r7;
278 uint32_t register_p3;
279 uint32_t register_p4;
280 uint32_t register_p5;
281 uint32_t register_fp;
282 uint32_t register_sp;
284 uint32_t register_rets;
289 #define _CPU_Context_Get_SP( _context ) \ 290 (_context)->register_sp 345 #define CPU_CONTEXT_FP_SIZE sizeof( Context_Control_fp ) 359 #define CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK 0 370 #define CPU_INTERRUPT_NUMBER_OF_VECTORS 16 376 #define CPU_INTERRUPT_MAXIMUM_VECTOR_NUMBER (CPU_INTERRUPT_NUMBER_OF_VECTORS - 1) 383 #define CPU_PROVIDES_ISR_IS_IN_PROGRESS FALSE 394 #define CPU_STACK_MINIMUM_SIZE (1024*8) 396 #define CPU_SIZEOF_POINTER 4 406 #define CPU_ALIGNMENT 8 431 #define CPU_HEAP_ALIGNMENT CPU_ALIGNMENT 446 #define CPU_STACK_ALIGNMENT 8 448 #define CPU_INTERRUPT_STACK_ALIGNMENT CPU_CACHE_LINE_BYTES 468 #define _CPU_Initialize_vectors() 480 #define _CPU_ISR_Disable( _level ) \ 482 __asm__ volatile ("cli %0; csync \n" : "=d" (_level) ); \ 497 #define _CPU_ISR_Enable( _level ) { \ 498 __asm__ __volatile__ ("sti %0; csync \n" : : "d" (_level) ); \ 513 #define _CPU_ISR_Flash( _level ) { \ 514 __asm__ __volatile__ ("sti %0; csync; cli r0; csync" \ 515 : : "d"(_level) : "R0" ); \ 538 #define _CPU_ISR_Set_level( _new_level ) \ 540 __asm__ __volatile__ ( "sti %0; csync" : : "d"(_new_level ? 0 : 0xffff) ); \ 595 uint32_t *stack_base,
618 #define _CPU_Context_Restart_self( _the_context ) \ 619 _CPU_Context_restore( (_the_context) ); 621 #define _CPU_Context_Initialize_fp( _destination ) \ 622 memset( *( _destination ), 0, CPU_CONTEXT_FP_SIZE ); 637 #define _CPU_Fatal_halt( _source, _error ) \ 639 __asm__ volatile ( "cli R1; \ 644 : : "r" (_error) ); \ 649 #define CPU_USE_GENERIC_BITFIELD_CODE TRUE 663 typedef void ( *CPU_ISR_raw_handler )( void );
667 CPU_ISR_raw_handler new_handler,
668 CPU_ISR_raw_handler *old_handler
671 typedef void ( *CPU_ISR_handler )( uint32_t );
675 CPU_ISR_handler new_handler,
676 CPU_ISR_handler *old_handler
731 Context_Control_fp **fp_context_ptr
748 Context_Control_fp **fp_context_ptr
796 static inline uint32_t CPU_swap_u32(
800 uint32_t byte1, byte2, byte3, byte4, swapped;
802 byte4 = (value >> 24) & 0xff;
803 byte3 = (value >> 16) & 0xff;
804 byte2 = (value >> 8) & 0xff;
805 byte1 = value & 0xff;
807 swapped = (byte1 << 24) | (byte2 << 16) | (byte3 << 8) | byte4;
817 #define CPU_swap_u16( value ) \ 818 (((value&0xff) << 8) | ((value >> 8)&0xff)) 828 static inline CPU_Counter_ticks _CPU_Counter_difference(
829 CPU_Counter_ticks second,
830 CPU_Counter_ticks first
833 return second - first;
void _CPU_Exception_frame_print(const CPU_Exception_frame *frame)
Prints the exception frame via printk().
Definition: vectorexceptions.c:45
CPU_Counter_ticks _CPU_Counter_read(void)
Returns the current CPU counter value.
Definition: system-clocks.c:117
Thread register context.
Definition: cpu.h:196
void * _CPU_Thread_Idle_body(uintptr_t ignored)
Definition: idle-mcf5272.c:20
#define RTEMS_INLINE_ROUTINE
Definition: basedefs.h:65
Blackfin Set up Basic CPU Dependency Settings Based on Compiler Settings.
void _CPU_Context_restore_fp(Context_Control_fp **fp_context_ptr)
Definition: cpu.c:207
Interrupt stack frame (ISF).
Definition: cpu.h:306
void _CPU_Context_Initialize(Context_Control *context, void *stack_area_begin, size_t stack_area_size, uint32_t new_level, void(*entry_point)(void), bool is_fp, void *tls_area)
Initializes the CPU context.
Definition: epiphany-context-initialize.c:40
void _CPU_Context_switch(Context_Control *run, Context_Control *heir)
CPU switch context.
Definition: cpu_asm.c:91
void _CPU_Initialize(void)
CPU initialization.
Definition: cpu.c:45
SPARC basic context.
Definition: cpu.h:242
uint32_t CPU_Counter_ticks
Unsigned integer type for CPU counter values.
Definition: cpu.h:1202
#define RTEMS_NO_RETURN
Definition: basedefs.h:101
uint32_t _CPU_ISR_Get_level(void)
Definition: cpu.c:88
RTEMS_INLINE_ROUTINE void _CPU_ISR_install_raw_handler(uint32_t vector, CPU_ISR_raw_handler new_handler, CPU_ISR_raw_handler *old_handler)
SPARC specific raw ISR installer.
Definition: cpu.h:703
bool _CPU_ISR_Is_enabled(uint32_t level)
Returns true if interrupts are enabled in the specified ISR level, otherwise returns false...
Definition: cpu.h:381
void _CPU_Context_restore(Context_Control *new_context) RTEMS_NO_RETURN
Definition: cpu_asm.c:111
uintptr_t CPU_Uint32ptr
Definition: cpu.h:668
uint32_t _CPU_Counter_frequency(void)
Returns the current CPU counter frequency in Hz.
Definition: system-clocks.c:112
unsigned size
Definition: tte.h:74
RTEMS_INLINE_ROUTINE void _CPU_ISR_install_vector(uint32_t vector, CPU_ISR_handler new_handler, CPU_ISR_handler *old_handler)
SPARC specific RTEMS ISR installer.
Definition: cpu.h:605
void _CPU_Context_save_fp(Context_Control_fp **fp_context_ptr)
Definition: cpu.c:198
The set of registers that specifies the complete processor state.
Definition: cpu.h:635