Data structure and the functions to write interrupt handlers.  
More...
 | 
| 
#define  | BSP_SHARED_HANDLER_SUPPORT   1 | 
|   | Include some preprocessor value also used by assember code. 
  | 
|   | 
| 
#define  | BSP_IRQ_VECTOR_BASE   BSP_ASM_IRQ_VECTOR_BASE | 
|   | Base vector for our IRQ handlers. 
  | 
|   | 
| 
#define  | BSP_IRQ_LINES_NUMBER   16 | 
|   | 
| 
#define  | BSP_IRQ_MAX_ON_i8259A   (BSP_IRQ_LINES_NUMBER - 1) | 
|   | 
| 
#define  | BSP_IRQ_VECTOR_NUMBER   17 | 
|   | 
| 
#define  | BSP_IRQ_VECTOR_LOWEST_OFFSET   0 | 
|   | 
| 
#define  | BSP_IRQ_VECTOR_MAX_OFFSET   (BSP_IRQ_VECTOR_NUMBER - 1) | 
|   | 
| 
#define  | BSP_PERIODIC_TIMER   0 /* fixed on all builds of PC */ | 
|   | Interrupt offset in comparison to BSP_ASM_IRQ_VECTOR_BASE NB : 1) Interrupt vector number in IDT = offset + BSP_ASM_IRQ_VECTOR_BASE 2) The same name should be defined on all architecture so that handler connection can be unchanged. 
  | 
|   | 
| 
#define  | BSP_KEYBOARD   1 /* fixed on all builds of PC */ | 
|   | 
| 
#define  | BSP_UART_COM2_IRQ   3 /* fixed for ISA bus */ | 
|   | 
| 
#define  | BSP_UART_COM1_IRQ   4 /* fixed for ISA bus */ | 
|   | 
| 
#define  | BSP_UART_COM3_IRQ   5 | 
|   | 
| 
#define  | BSP_UART_COM4_IRQ   6 | 
|   | 
| 
#define  | BSP_RT_TIMER1   8 | 
|   | 
| 
#define  | BSP_RT_TIMER3   10 | 
|   | 
| 
#define  | BSP_SMP_IPI   16 /* not part of the ATPIC */ | 
|   | 
| 
#define  | BSP_INTERRUPT_VECTOR_MIN   BSP_IRQ_VECTOR_LOWEST_OFFSET | 
|   | 
| 
#define  | BSP_INTERRUPT_VECTOR_MAX   BSP_IRQ_VECTOR_MAX_OFFSET | 
|   | 
 | 
| 
typedef unsigned short  | rtems_i8259_masks | 
|   | Type definition for RTEMS managed interrupts. 
  | 
|   | 
Data structure and the functions to write interrupt handlers.