#include <arch/mm/tte.h>
#include <arch/mm/mmu.h>
#include <arch/mm/page.h>
#include <arch/asm.h>
#include <arch/barrier.h>
#include <arch/types.h>
#include <arch/register.h>
#include <arch/cpu.h>
Go to the source code of this file.
|
#define | MEM_CONTEXT_KERNEL 0 |
|
#define | MEM_CONTEXT_TEMP 1 |
|
#define | PAGESIZE_8K 0 |
|
#define | PAGESIZE_64K 1 |
|
#define | PAGESIZE_512K 2 |
|
#define | PAGESIZE_4M 3 |
|
#define | KERNEL_PAGE_WIDTH 22 /* 4M */ |
|
#define | TLB_DEMAP_PAGE 0 |
|
#define | TLB_DEMAP_CONTEXT 1 |
|
#define | TLB_DEMAP_TYPE_SHIFT 6 |
|
#define | TLB_DEMAP_PRIMARY 0 |
|
#define | TLB_DEMAP_SECONDARY 1 |
|
#define | TLB_DEMAP_NUCLEUS 2 |
|
#define | TLB_DEMAP_CONTEXT_SHIFT 4 |
|
#define | TLB_TAG_ACCESS_CONTEXT_SHIFT 0 |
|
#define | TLB_TAG_ACCESS_CONTEXT_MASK ((1 << 13) - 1) |
|
#define | TLB_TAG_ACCESS_VPN_SHIFT 13 |
|
|
void | fast_instruction_access_mmu_miss (unative_t, istate_t *) |
|
void | fast_data_access_mmu_miss (tlb_tag_access_reg_t, istate_t *) |
|
void | fast_data_access_protection (tlb_tag_access_reg_t, istate_t *) |
|
void | dtlb_insert_mapping (uintptr_t, uintptr_t, int, bool, bool) |
|
void | dump_sfsr_and_sfar (void) |
|
void | describe_dmmu_fault (void) |
|
◆ __pad0__
◆ context
Context/ASID.
Context identifier.
Context register selection.
◆ ct
Context Register selection.
◆ fv
◆ ow
◆ pr
◆ vpn
Virtual Address bits 63:13.