RTEMS
5.0.0
|
Typedefs | |
typedef enum ALT_RESET_EVENT_e | ALT_RESET_EVENT_t |
Enumerations | |
enum | ALT_RESET_EVENT_e { ALT_RESET_EVENT_PORVOLTRST = 0x00000001, ALT_RESET_EVENT_NPORPINRST = 0x00000002, ALT_RESET_EVENT_FPGACOLDRST = 0x00000004, ALT_RESET_EVENT_CONFIGIOCOLDRST = 0x00000008, ALT_RESET_EVENT_SWCOLDRST = 0x00000010, ALT_RESET_EVENT_NRSTPINRST = 0x00000100, ALT_RESET_EVENT_FPGAWARMRST = 0x00000200, ALT_RESET_EVENT_SWWARMRST = 0x00000400, ALT_RESET_EVENT_MPUWD0RST = 0x00001000, ALT_RESET_EVENT_MPUWD1RST = 0x00002000, ALT_RESET_EVENT_L4WD0RST = 0x00004000, ALT_RESET_EVENT_L4WD1RST = 0x00008000, ALT_RESET_EVENT_FPGADBGRST = 0x00040000, ALT_RESET_EVENT_CDBGREQRST = 0x00080000, ALT_RESET_EVENT_SDRSELFREFTIMEOUT = 0x01000000, ALT_RESET_EVENT_FPGAMGRHSTIMEOUT = 0x02000000, ALT_RESET_EVENT_SCANHSTIMEOUT = 0x04000000, ALT_RESET_EVENT_FPGAHSTIMEOUT = 0x08000000, ALT_RESET_EVENT_ETRSTALLTIMEOUT = 0x10000000 } |
Functions | |
uint32_t | alt_reset_event_get (void) |
ALT_STATUS_CODE | alt_reset_event_clear (uint32_t event_mask) |
This functional group provides information on various aspects of SoC reset status and timeout events.
typedef enum ALT_RESET_EVENT_e ALT_RESET_EVENT_t |
This type definition enumerates the set of reset causes and timeout events as register mask values.
enum ALT_RESET_EVENT_e |
This type definition enumerates the set of reset causes and timeout events as register mask values.
ALT_STATUS_CODE alt_reset_event_clear | ( | uint32_t | event_mask | ) |
Clears the reset and timeout events that caused the last reset.
event_mask | A mask of the selected reset and timeout events to clear in the Reset Manager stat register. The mask selection can be formed using the ALT_RESET_EVENT_t enumeration values. |
ALT_E_SUCCESS | The operation was succesful. |
ALT_E_ERROR | The operation failed. |
uint32_t alt_reset_event_get | ( | void | ) |
Gets the reset and timeout events that caused the last reset.
The ALT_RESET_EVENT_t enumeration values should be used to selectively examine the returned reset cause(s).