|
RTEMS
5.0.0
|
Go to the documentation of this file. 38 #ifndef __ALT_MPUSCU_H__ 39 #define __ALT_MPUSCU_H__ 57 #define ALT_HPS_ADDR 0x00 63 #define GLOBALTMR_BASE (ALT_MPUSCU_OFST + GLOBALTMR_MODULE_BASE_OFFSET) 64 #define CPU_WDTGPT_TMR_BASE (ALT_MPUSCU_OFST + WDOG_TIMER_MODULE_BASE_OFFSET) 65 #define CPU_PRIVATE_TMR_BASE (ALT_MPUSCU_OFST + CPU_PRIV_TIMER_MODULE_BASE_OFFSET) 66 #define CPU_INT_CTRL_BASE (ALT_MPUSCU_OFST + INT_CONTROLLER_MODULE_BASE_OFFSET) 67 #define CPU_INT_DIST_BASE (ALT_MPUSCU_OFST + INT_DISTRIBUTOR_MODULE_BASE_OFFSET) 72 #define GLOBALTMR_MODULE_BASE_OFFSET 0x00000200 73 #define GLOBALTMR_CNTR_LO_REG_OFFSET 0x00000000 74 #define GLOBALTMR_CNTR_HI_REG_OFFSET 0x00000004 75 #define GLOBALTMR_CTRL_REG_OFFSET 0x00000008 76 #define GLOBALTMR_INT_STAT_REG_OFFSET 0x0000000C 77 #define GLOBALTMR_COMP_LO_REG_OFFSET 0x00000010 78 #define GLOBALTMR_COMP_HI_REG_OFFSET 0x00000014 79 #define GLOBALTMR_AUTOINC_REG_OFFSET 0x00000018 82 #define GLOBALTMR_ENABLE_BIT 0x00000001 83 #define GLOBALTMR_COMP_ENABLE_BIT 0x00000002 84 #define GLOBALTMR_INT_ENABLE_BIT 0x00000004 85 #define GLOBALTMR_AUTOINC_ENABLE_BIT 0x00000008 86 #define GLOBALTMR_PS_MASK 0x0000FF00 87 #define GLOBALTMR_PS_SHIFT 8 88 #define GLOBALTMR_INT_STATUS_BIT 0x00000001 91 #define GLOBALTMR_MAX 0xFFFFFFFF 92 #define GLOBALTMR_PS_MAX 0x000000FF 96 #define CPU_PRIV_TIMER_MODULE_BASE_OFFSET 0x00000600 97 #define CPU_PRIV_TMR_LOAD_REG_OFFSET 0x00000000 98 #define CPU_PRIV_TMR_CNTR_REG_OFFSET 0x00000004 99 #define CPU_PRIV_TMR_CTRL_REG_OFFSET 0x00000008 100 #define CPU_PRIV_TMR_INT_STATUS_REG_OFFSET 0x0000000C 103 #define CPU_PRIV_TMR_ENABLE 0x00000001 104 #define CPU_PRIV_TMR_AUTO_RELOAD 0x00000002 105 #define CPU_PRIV_TMR_INT_EN 0x00000004 106 #define CPU_PRIV_TMR_PS_MASK 0x0000FF00 107 #define CPU_PRIV_TMR_PS_SHIFT 8 108 #define CPU_PRIV_TMR_INT_STATUS 0x00000001 111 #define CPU_PRIV_TMR_MAX 0xFFFFFFFF 112 #define CPU_PRIV_TMR_PS_MAX 0x000000FF 117 #define WDOG_TIMER_MODULE_BASE_OFFSET 0x00000620 118 #define WDOG_LOAD_REG_OFFSET 0x00000000 119 #define WDOG_CNTR_REG_OFFSET 0x00000004 120 #define WDOG_CTRL_REG_OFFSET 0x00000008 121 #define WDOG_INTSTAT_REG_OFFSET 0x0000000C 122 #define WDOG_RSTSTAT_REG_OFFSET 0x00000010 123 #define WDOG_DISABLE_REG_OFFSET 0x00000014 127 #define WDOG_TMR_ENABLE 0x00000001 128 #define WDOG_AUTO_RELOAD 0x00000002 129 #define WDOG_INT_EN 0x00000004 130 #define WDOG_WDT_MODE 0x00000008 131 #define WDOG_PS_MASK 0x0000FF00 132 #define WDOG_PS_SHIFT 8 134 #define WDOG_INT_STAT_BIT 0x00000001 136 #define WDOG_RST_STAT_BIT 0x00000001 139 #define WDOG_TMR_MAX UINT32_MAX 140 #define WDOG_PS_MAX UINT8_MAX 141 #define WDOG_DISABLE_VAL0 0x12345678 142 #define WDOG_DISABLE_VAL1 0x87654321 148 #define INT_CONTROLLER_MODULE_BASE_OFFSET 0x00000100 149 #define INT_DISTRIBUTOR_MODULE_BASE_OFFSET 0x00001000 150 #define INT_DIST_TYPE_REG 0x00000004 154 #define MPUSCU_MAX 0x00001FFF