RTEMS 6.1
Loading...
Searching...
No Matches
Data Fields
RTC_TypeDef Struct Reference
CMSIS_Device » Stm32h723xx | CMSIS_Device » Stm32h725xx | CMSIS_Device » Stm32h730xx | CMSIS_Device » Stm32h730xxQ | CMSIS_Device » Stm32h733xx | CMSIS_Device » Stm32h735xx | CMSIS_Device » Stm32h742xx | CMSIS_Device » Stm32h743xx | CMSIS_Device » Stm32h745xg | CMSIS_Device » Stm32h745xx | CMSIS_Device » Stm32h747xg | CMSIS_Device » Stm32h747xx | CMSIS_Device » Stm32h750xx | CMSIS_Device » Stm32h753xx | CMSIS_Device » Stm32h755xx | CMSIS_Device » Stm32h757xx | CMSIS_Device » Stm32h7a3xx | CMSIS_Device » Stm32h7a3xxq | CMSIS_Device » Stm32h7b0xx | CMSIS_Device » Stm32h7b0xxQ | CMSIS_Device » Stm32h7b3xx | CMSIS_Device » Stm32h7b3xxq » Peripheral_registers_structures

Real-Time Clock. More...

#include <stm32h723xx.h>

Data Fields

__IO uint32_t TR
 
__IO uint32_t DR
 
__IO uint32_t CR
 
__IO uint32_t ISR
 
__IO uint32_t PRER
 
__IO uint32_t WUTR
 
uint32_t RESERVED
 
__IO uint32_t ALRMAR
 
__IO uint32_t ALRMBR
 
__IO uint32_t WPR
 
__IO uint32_t SSR
 
__IO uint32_t SHIFTR
 
__IO uint32_t TSTR
 
__IO uint32_t TSDR
 
__IO uint32_t TSSSR
 
__IO uint32_t CALR
 
__IO uint32_t TAMPCR
 
__IO uint32_t ALRMASSR
 
__IO uint32_t ALRMBSSR
 
__IO uint32_t OR
 
__IO uint32_t BKP0R
 
__IO uint32_t BKP1R
 
__IO uint32_t BKP2R
 
__IO uint32_t BKP3R
 
__IO uint32_t BKP4R
 
__IO uint32_t BKP5R
 
__IO uint32_t BKP6R
 
__IO uint32_t BKP7R
 
__IO uint32_t BKP8R
 
__IO uint32_t BKP9R
 
__IO uint32_t BKP10R
 
__IO uint32_t BKP11R
 
__IO uint32_t BKP12R
 
__IO uint32_t BKP13R
 
__IO uint32_t BKP14R
 
__IO uint32_t BKP15R
 
__IO uint32_t BKP16R
 
__IO uint32_t BKP17R
 
__IO uint32_t BKP18R
 
__IO uint32_t BKP19R
 
__IO uint32_t BKP20R
 
__IO uint32_t BKP21R
 
__IO uint32_t BKP22R
 
__IO uint32_t BKP23R
 
__IO uint32_t BKP24R
 
__IO uint32_t BKP25R
 
__IO uint32_t BKP26R
 
__IO uint32_t BKP27R
 
__IO uint32_t BKP28R
 
__IO uint32_t BKP29R
 
__IO uint32_t BKP30R
 
__IO uint32_t BKP31R
 
__IO uint32_t ICSR
 
uint32_t RESERVED0
 
uint32_t RESERVED1
 
uint32_t RESERVED2
 
__IO uint32_t SR
 
__IO uint32_t MISR
 
uint32_t RESERVED3
 
__IO uint32_t SCR
 
__IO uint32_t CFGR
 

Detailed Description

Real-Time Clock.

Field Documentation

◆ ALRMAR

__IO uint32_t RTC_TypeDef::ALRMAR

RTC alarm A register, Address offset: 0x1C

RTC alarm A register, Address offset: 0x40

◆ ALRMASSR

__IO uint32_t RTC_TypeDef::ALRMASSR

RTC alarm A sub second register, Address offset: 0x44

◆ ALRMBR

__IO uint32_t RTC_TypeDef::ALRMBR

RTC alarm B register, Address offset: 0x20

RTC alarm B register, Address offset: 0x48

◆ ALRMBSSR

__IO uint32_t RTC_TypeDef::ALRMBSSR

RTC alarm B sub second register, Address offset: 0x48

RTC alarm B sub second register, Address offset: 0x4C

◆ BKP0R

__IO uint32_t RTC_TypeDef::BKP0R

RTC backup register 0, Address offset: 0x50

◆ BKP10R

__IO uint32_t RTC_TypeDef::BKP10R

RTC backup register 10, Address offset: 0x78

◆ BKP11R

__IO uint32_t RTC_TypeDef::BKP11R

RTC backup register 11, Address offset: 0x7C

◆ BKP12R

__IO uint32_t RTC_TypeDef::BKP12R

RTC backup register 12, Address offset: 0x80

◆ BKP13R

__IO uint32_t RTC_TypeDef::BKP13R

RTC backup register 13, Address offset: 0x84

◆ BKP14R

__IO uint32_t RTC_TypeDef::BKP14R

RTC backup register 14, Address offset: 0x88

◆ BKP15R

__IO uint32_t RTC_TypeDef::BKP15R

RTC backup register 15, Address offset: 0x8C

◆ BKP16R

__IO uint32_t RTC_TypeDef::BKP16R

RTC backup register 16, Address offset: 0x90

◆ BKP17R

__IO uint32_t RTC_TypeDef::BKP17R

RTC backup register 17, Address offset: 0x94

◆ BKP18R

__IO uint32_t RTC_TypeDef::BKP18R

RTC backup register 18, Address offset: 0x98

◆ BKP19R

__IO uint32_t RTC_TypeDef::BKP19R

RTC backup register 19, Address offset: 0x9C

◆ BKP1R

__IO uint32_t RTC_TypeDef::BKP1R

RTC backup register 1, Address offset: 0x54

◆ BKP20R

__IO uint32_t RTC_TypeDef::BKP20R

RTC backup register 20, Address offset: 0xA0

◆ BKP21R

__IO uint32_t RTC_TypeDef::BKP21R

RTC backup register 21, Address offset: 0xA4

◆ BKP22R

__IO uint32_t RTC_TypeDef::BKP22R

RTC backup register 22, Address offset: 0xA8

◆ BKP23R

__IO uint32_t RTC_TypeDef::BKP23R

RTC backup register 23, Address offset: 0xAC

◆ BKP24R

__IO uint32_t RTC_TypeDef::BKP24R

RTC backup register 24, Address offset: 0xB0

◆ BKP25R

__IO uint32_t RTC_TypeDef::BKP25R

RTC backup register 25, Address offset: 0xB4

◆ BKP26R

__IO uint32_t RTC_TypeDef::BKP26R

RTC backup register 26, Address offset: 0xB8

◆ BKP27R

__IO uint32_t RTC_TypeDef::BKP27R

RTC backup register 27, Address offset: 0xBC

◆ BKP28R

__IO uint32_t RTC_TypeDef::BKP28R

RTC backup register 28, Address offset: 0xC0

◆ BKP29R

__IO uint32_t RTC_TypeDef::BKP29R

RTC backup register 29, Address offset: 0xC4

◆ BKP2R

__IO uint32_t RTC_TypeDef::BKP2R

RTC backup register 2, Address offset: 0x58

◆ BKP30R

__IO uint32_t RTC_TypeDef::BKP30R

RTC backup register 30, Address offset: 0xC8

◆ BKP31R

__IO uint32_t RTC_TypeDef::BKP31R

RTC backup register 31, Address offset: 0xCC

◆ BKP3R

__IO uint32_t RTC_TypeDef::BKP3R

RTC backup register 3, Address offset: 0x5C

◆ BKP4R

__IO uint32_t RTC_TypeDef::BKP4R

RTC backup register 4, Address offset: 0x60

◆ BKP5R

__IO uint32_t RTC_TypeDef::BKP5R

RTC backup register 5, Address offset: 0x64

◆ BKP6R

__IO uint32_t RTC_TypeDef::BKP6R

RTC backup register 6, Address offset: 0x68

◆ BKP7R

__IO uint32_t RTC_TypeDef::BKP7R

RTC backup register 7, Address offset: 0x6C

◆ BKP8R

__IO uint32_t RTC_TypeDef::BKP8R

RTC backup register 8, Address offset: 0x70

◆ BKP9R

__IO uint32_t RTC_TypeDef::BKP9R

RTC backup register 9, Address offset: 0x74

◆ CALR

__IO uint32_t RTC_TypeDef::CALR

RTC calibration register, Address offset: 0x3C

RTC calibration register, Address offset: 0x28

◆ CFGR

__IO uint32_t RTC_TypeDef::CFGR

RTC configuration register, Address offset: 0x60

◆ CR

__IO uint32_t RTC_TypeDef::CR

RTC control register, Address offset: 0x08

RTC control register, Address offset: 0x18

◆ DR

__IO uint32_t RTC_TypeDef::DR

RTC date register, Address offset: 0x04

◆ ICSR

__IO uint32_t RTC_TypeDef::ICSR

RTC initialization control and status register, Address offset: 0x0C

◆ ISR

__IO uint32_t RTC_TypeDef::ISR

RTC initialization and status register, Address offset: 0x0C

◆ MISR

__IO uint32_t RTC_TypeDef::MISR

RTC masked interrupt status register, Address offset: 0x54

◆ OR

__IO uint32_t RTC_TypeDef::OR

RTC option register, Address offset: 0x4C

◆ PRER

__IO uint32_t RTC_TypeDef::PRER

RTC prescaler register, Address offset: 0x10

◆ RESERVED

uint32_t RTC_TypeDef::RESERVED

Reserved, Address offset: 0x18

◆ RESERVED0

uint32_t RTC_TypeDef::RESERVED0

Reserved, Address offset: 0x1C

◆ RESERVED1

uint32_t RTC_TypeDef::RESERVED1

Reserved, Address offset: 0x20

◆ RESERVED2

uint32_t RTC_TypeDef::RESERVED2

Reserved, Address offset: 0x3C

◆ RESERVED3

uint32_t RTC_TypeDef::RESERVED3

Reserved, Address offset: 0x58

◆ SCR

__IO uint32_t RTC_TypeDef::SCR

RTC status Clear register, Address offset: 0x5C

◆ SHIFTR

__IO uint32_t RTC_TypeDef::SHIFTR

RTC shift control register, Address offset: 0x2C

◆ SR

__IO uint32_t RTC_TypeDef::SR

RTC Status register, Address offset: 0x50

◆ SSR

__IO uint32_t RTC_TypeDef::SSR

RTC sub second register, Address offset: 0x28

RTC sub second register, Address offset: 0x08

◆ TAMPCR

__IO uint32_t RTC_TypeDef::TAMPCR

RTC tamper configuration register, Address offset: 0x40

◆ TR

__IO uint32_t RTC_TypeDef::TR

RTC time register, Address offset: 0x00

◆ TSDR

__IO uint32_t RTC_TypeDef::TSDR

RTC time stamp date register, Address offset: 0x34

◆ TSSSR

__IO uint32_t RTC_TypeDef::TSSSR

RTC time-stamp sub second register, Address offset: 0x38

◆ TSTR

__IO uint32_t RTC_TypeDef::TSTR

RTC time stamp time register, Address offset: 0x30

◆ WPR

__IO uint32_t RTC_TypeDef::WPR

RTC write protection register, Address offset: 0x24

◆ WUTR

__IO uint32_t RTC_TypeDef::WUTR

RTC wakeup timer register, Address offset: 0x14

The documentation for this struct was generated from the following files:
Generated by doxygen 1.9.6