![]() |
RTEMS 6.1
|
Macros | |
| #define | ADC_FLAG_RDY ADC_ISR_ADRDY |
| #define | ADC_FLAG_EOSMP ADC_ISR_EOSMP |
| #define | ADC_FLAG_EOC ADC_ISR_EOC |
| #define | ADC_FLAG_EOS ADC_ISR_EOS |
| #define | ADC_FLAG_OVR ADC_ISR_OVR |
| #define | ADC_FLAG_JEOC ADC_ISR_JEOC |
| #define | ADC_FLAG_JEOS ADC_ISR_JEOS |
| #define | ADC_FLAG_AWD1 ADC_ISR_AWD1 |
| #define | ADC_FLAG_AWD2 ADC_ISR_AWD2 |
| #define | ADC_FLAG_AWD3 ADC_ISR_AWD3 |
| #define | ADC_FLAG_JQOVF ADC_ISR_JQOVF |
| #define | ADC_FLAG_LDORDY ADC_ISR_LDORDY |
| #define ADC_FLAG_AWD1 ADC_ISR_AWD1 |
ADC Analog watchdog 1 flag (main analog watchdog)
| #define ADC_FLAG_AWD2 ADC_ISR_AWD2 |
ADC Analog watchdog 2 flag (additional analog watchdog)
| #define ADC_FLAG_AWD3 ADC_ISR_AWD3 |
ADC Analog watchdog 3 flag (additional analog watchdog)
| #define ADC_FLAG_EOC ADC_ISR_EOC |
ADC End of Regular Conversion flag
| #define ADC_FLAG_EOS ADC_ISR_EOS |
ADC End of Regular sequence of Conversions flag
| #define ADC_FLAG_EOSMP ADC_ISR_EOSMP |
ADC End of Sampling flag
| #define ADC_FLAG_JEOC ADC_ISR_JEOC |
ADC End of Injected Conversion flag
| #define ADC_FLAG_JEOS ADC_ISR_JEOS |
ADC End of Injected sequence of Conversions flag
| #define ADC_FLAG_JQOVF ADC_ISR_JQOVF |
ADC Injected Context Queue Overflow flag
| #define ADC_FLAG_LDORDY ADC_ISR_LDORDY |
ADC LDO output voltage ready bit
| #define ADC_FLAG_OVR ADC_ISR_OVR |
ADC overrun flag
| #define ADC_FLAG_RDY ADC_ISR_ADRDY |
ADC Ready flag