22#ifndef LIBBSP_M68K_MCF5206ELITE_BSP_H
23#define LIBBSP_M68K_MCF5206ELITE_BSP_H
35#include "mcf5206/mcf5206e.h"
48#define BSP_MEM_ADDR_FLASH (0xFFE00000)
49#define BSP_MEM_SIZE_FLASH (1*1024*1024)
50#define BSP_MEM_MASK_FLASH (MCF5206E_CSMR_MASK_1M)
53#define BSP_MEM_ADDR_ESRAM (0x30000000)
54#define BSP_MEM_SIZE_ESRAM (1*1024*1024)
55#define BSP_MEM_MASK_ESRAM (MCF5206E_CSMR_MASK_1M)
58#define BSP_MEM_ADDR_GPIO (0x40000000)
59#define BSP_MEM_SIZE_GPIO (64*1024)
60#define BSP_MEM_MASK_GPIO (MCF5206E_CSMR_MASK_64K)
63#define BSP_MEM_ADDR_DRAM (0x00000000)
64#define BSP_MEM_SIZE_DRAM (16*1024*1024)
65#define BSP_MEM_MASK_DRAM (MCF5206E_DCMR_MASK_16M)
68#define BSP_MEM_ADDR_SRAM (0x20000000)
69#define BSP_MEM_SIZE_SRAM (8*1024)
72#define BSP_MEM_ADDR_IMM (0x10000000)
73#define BSP_MEM_SIZE_IMM (1*1024)
74#define MBAR BSP_MEM_ADDR_IMM
77#define BSP_INTVEC_AVEC1 (25)
78#define BSP_INTLVL_AVEC1 (1)
79#define BSP_INTPRIO_AVEC1 (3)
81#define BSP_INTVEC_AVEC2 (26)
82#define BSP_INTLVL_AVEC2 (2)
83#define BSP_INTPRIO_AVEC2 (3)
85#define BSP_INTVEC_AVEC3 (27)
86#define BSP_INTLVL_AVEC3 (3)
87#define BSP_INTPRIO_AVEC3 (3)
89#define BSP_INTVEC_AVEC4 (28)
90#define BSP_INTLVL_AVEC4 (4)
91#define BSP_INTPRIO_AVEC4 (3)
93#define BSP_INTVEC_AVEC5 (29)
94#define BSP_INTLVL_AVEC5 (5)
95#define BSP_INTPRIO_AVEC5 (3)
97#define BSP_INTVEC_AVEC6 (30)
98#define BSP_INTLVL_AVEC6 (6)
99#define BSP_INTPRIO_AVEC6 (3)
101#define BSP_INTVEC_AVEC7 (31)
102#define BSP_INTLVL_AVEC7 (7)
103#define BSP_INTPRIO_AVEC7 (3)
105#define BSP_INTVEC_TIMER1 (BSP_INTVEC_AVEC5)
106#define BSP_INTLVL_TIMER1 (BSP_INTLVL_AVEC5)
107#define BSP_INTPRIO_TIMER1 (2)
109#define BSP_INTVEC_TIMER2 (BSP_INTVEC_AVEC6)
110#define BSP_INTLVL_TIMER2 (BSP_INTLVL_AVEC6)
111#define BSP_INTPRIO_TIMER2 (2)
113#define BSP_INTVEC_MBUS (BSP_INTVEC_AVEC4)
114#define BSP_INTLVL_MBUS (BSP_INTLVL_AVEC4)
115#define BSP_INTPRIO_MBUS (2)
117#define BSP_INTVEC_UART1 (64)
118#define BSP_INTLVL_UART1 (4)
119#define BSP_INTPRIO_UART1 (0)
121#define BSP_INTVEC_UART2 (65)
122#define BSP_INTLVL_UART2 (4)
123#define BSP_INTPRIO_UART2 (1)
125#define BSP_INTVEC_DMA0 (66)
126#define BSP_INTLVL_DMA0 (3)
127#define BSP_INTPRIO_DMA0 (1)
129#define BSP_INTVEC_DMA1 (67)
130#define BSP_INTLVL_DMA1 (3)
131#define BSP_INTPRIO_DMA1 (2)
134#define DS1307_I2C_BUS_NUMBER (0)
147#define BSP_SYSTEM_FREQUENCY ((unsigned int)&_SYS_CLOCK_FREQUENCY)
148extern char _SYS_CLOCK_FREQUENCY;
151#define BSP_MBUS_FREQUENCY (16000)
154#define I2C_NUMBER_OF_BUSES (1)
157#define I2C_SELECT_BUS(bus)
164#define rtems_bsp_delay( microseconds ) \
165 { register uint32_t _delay=(microseconds); \
166 register uint32_t _tmp=123; \
167 __asm__ volatile( "0: \
171 : "=d" (_tmp), "=d" (_delay) \
172 : "0" (_tmp), "1" (_delay) ); \
176extern rtems_isr_entry M68Kvec[];
183 rtems_isr_entry handler,
DEFAULT_INITIAL_EXTENSION Support.
ISR_Handler rtems_isr
Return type for interrupt handler.
Definition: intr.h:52
ISR_Vector_number rtems_vector_number
Control block type used to manage the vectors.
Definition: intr.h:47
rtems_isr_entry set_vector(rtems_isr_entry handler, rtems_vector_number vector, int type)
Install an interrupt handler.
Definition: setvec.c:28