|
RTEMS CPU Kit with SuperCore
4.11.3
|
Definitions for ATmega161. More...
Go to the source code of this file.
Macros | |
| #define | _AVR_IOXXX_H_ "iom161.h" |
| #define | UBRR1 _SFR_IO8(0x00) |
| #define | UCSR1B _SFR_IO8(0x01) |
| #define | UCSR1A _SFR_IO8(0x02) |
| #define | UDR1 _SFR_IO8(0x03) |
| #define | PINE _SFR_IO8(0x05) |
| #define | DDRE _SFR_IO8(0x06) |
| #define | PORTE _SFR_IO8(0x07) |
| #define | ACSR _SFR_IO8(0x08) |
| #define | UBRR0 _SFR_IO8(0x09) |
| #define | UCSR0B _SFR_IO8(0x0A) |
| #define | UCSR0A _SFR_IO8(0x0B) |
| #define | UDR0 _SFR_IO8(0x0C) |
| #define | SPCR _SFR_IO8(0x0D) |
| #define | SPSR _SFR_IO8(0x0E) |
| #define | SPDR _SFR_IO8(0x0F) |
| #define | PIND _SFR_IO8(0x10) |
| #define | DDRD _SFR_IO8(0x11) |
| #define | PORTD _SFR_IO8(0x12) |
| #define | PINC _SFR_IO8(0x13) |
| #define | DDRC _SFR_IO8(0x14) |
| #define | PORTC _SFR_IO8(0x15) |
| #define | PINB _SFR_IO8(0x16) |
| #define | DDRB _SFR_IO8(0x17) |
| #define | PORTB _SFR_IO8(0x18) |
| #define | PINA _SFR_IO8(0x19) |
| #define | DDRA _SFR_IO8(0x1A) |
| #define | PORTA _SFR_IO8(0x1B) |
| #define | EECR _SFR_IO8(0x1C) |
| #define | EEDR _SFR_IO8(0x1D) |
| #define | EEAR _SFR_IO16(0x1E) |
| #define | EEARL _SFR_IO8(0x1E) |
| #define | EEARH _SFR_IO8(0x1F) |
| #define | UBRRH _SFR_IO8(0x20) |
| #define | WDTCR _SFR_IO8(0x21) |
| #define | OCR2 _SFR_IO8(0x22) |
| #define | TCNT2 _SFR_IO8(0x23) |
| #define | ICR1 _SFR_IO16(0x24) |
| #define | ICR1L _SFR_IO8(0x24) |
| #define | ICR1H _SFR_IO8(0x25) |
| #define | ASSR _SFR_IO8(0x26) |
| #define | TCCR2 _SFR_IO8(0x27) |
| #define | OCR1B _SFR_IO16(0x28) |
| #define | OCR1BL _SFR_IO8(0x28) |
| #define | OCR1BH _SFR_IO8(0x29) |
| #define | OCR1A _SFR_IO16(0x2A) |
| #define | OCR1AL _SFR_IO8(0x2A) |
| #define | OCR1AH _SFR_IO8(0x2B) |
| #define | TCNT1 _SFR_IO16(0x2C) |
| #define | TCNT1L _SFR_IO8(0x2C) |
| #define | TCNT1H _SFR_IO8(0x2D) |
| #define | TCCR1B _SFR_IO8(0x2E) |
| #define | TCCR1A _SFR_IO8(0x2F) |
| #define | SFIOR _SFR_IO8(0x30) |
| #define | OCR0 _SFR_IO8(0x31) |
| #define | TCNT0 _SFR_IO8(0x32) |
| #define | TCCR0 _SFR_IO8(0x33) |
| #define | MCUSR _SFR_IO8(0x34) |
| #define | MCUCR _SFR_IO8(0x35) |
| #define | EMCUCR _SFR_IO8(0x36) |
| #define | SPMCR _SFR_IO8(0x37) |
| #define | TIFR _SFR_IO8(0x38) |
| #define | TIMSK _SFR_IO8(0x39) |
| #define | GIFR _SFR_IO8(0x3A) |
| #define | GIMSK _SFR_IO8(0x3B) |
| #define | INT0_vect _VECTOR(1) |
| #define | SIG_INTERRUPT0 _VECTOR(1) |
| #define | INT1_vect _VECTOR(2) |
| #define | SIG_INTERRUPT1 _VECTOR(2) |
| #define | INT2_vect _VECTOR(3) |
| #define | SIG_INTERRUPT2 _VECTOR(3) |
| #define | TIMER2_COMP_vect _VECTOR(4) |
| #define | SIG_OUTPUT_COMPARE2 _VECTOR(4) |
| #define | TIMER2_OVF_vect _VECTOR(5) |
| #define | SIG_OVERFLOW2 _VECTOR(5) |
| #define | TIMER1_CAPT_vect _VECTOR(6) |
| #define | SIG_INPUT_CAPTURE1 _VECTOR(6) |
| #define | TIMER1_COMPA_vect _VECTOR(7) |
| #define | SIG_OUTPUT_COMPARE1A _VECTOR(7) |
| #define | TIMER1_COMPB_vect _VECTOR(8) |
| #define | SIG_OUTPUT_COMPARE1B _VECTOR(8) |
| #define | TIMER1_OVF_vect _VECTOR(9) |
| #define | SIG_OVERFLOW1 _VECTOR(9) |
| #define | TIMER0_COMP_vect _VECTOR(10) |
| #define | SIG_OUTPUT_COMPARE0 _VECTOR(10) |
| #define | TIMER0_OVF_vect _VECTOR(11) |
| #define | SIG_OVERFLOW0 _VECTOR(11) |
| #define | SPI_STC_vect _VECTOR(12) |
| #define | SIG_SPI _VECTOR(12) |
| #define | UART0_RX_vect _VECTOR(13) |
| #define | SIG_UART0_RECV _VECTOR(13) |
| #define | UART1_RX_vect _VECTOR(14) |
| #define | SIG_UART1_RECV _VECTOR(14) |
| #define | UART0_UDRE_vect _VECTOR(15) |
| #define | SIG_UART0_DATA _VECTOR(15) |
| #define | UART1_UDRE_vect _VECTOR(16) |
| #define | SIG_UART1_DATA _VECTOR(16) |
| #define | UART0_TX_vect _VECTOR(17) |
| #define | SIG_UART0_TRANS _VECTOR(17) |
| #define | UART1_TX_vect _VECTOR(18) |
| #define | SIG_UART1_TRANS _VECTOR(18) |
| #define | EE_RDY_vect _VECTOR(19) |
| #define | SIG_EEPROM_READY _VECTOR(19) |
| #define | ANA_COMP_vect _VECTOR(20) |
| #define | SIG_COMPARATOR _VECTOR(20) |
| #define | _VECTORS_SIZE 84 |
| #define | INT1 7 |
| #define | INT0 6 |
| #define | INT2 5 |
| #define | INTF1 7 |
| #define | INTF0 6 |
| #define | INTF2 5 |
| #define | TOIE1 7 |
| #define | OCIE1A 6 |
| #define | OCIE1B 5 |
| #define | TOIE2 4 |
| #define | TICIE1 3 |
| #define | OCIE2 2 |
| #define | TOIE0 1 |
| #define | OCIE0 0 |
| #define | TOV1 7 |
| #define | OCF1A 6 |
| #define | OCF1B 5 |
| #define | TOV2 4 |
| #define | ICF1 3 |
| #define | OCF2 2 |
| #define | TOV0 1 |
| #define | OCF0 0 |
| #define | SRE 7 |
| #define | SRW10 6 |
| #define | SE 5 |
| #define | SM1 4 |
| #define | ISC11 3 |
| #define | ISC10 2 |
| #define | ISC01 1 |
| #define | ISC00 0 |
| #define | SM0 7 |
| #define | SRL2 6 |
| #define | SRL1 5 |
| #define | SRL0 4 |
| #define | SRW01 3 |
| #define | SRW00 2 |
| #define | SRW11 1 |
| #define | ISC2 0 |
| #define | BLBSET 3 |
| #define | PGWRT 2 |
| #define | PGERS 1 |
| #define | SPMEN 0 |
| #define | PSR2 1 |
| #define | PSR10 0 |
| #define | FOC0 7 |
| #define | PWM0 6 |
| #define | COM01 5 |
| #define | COM00 4 |
| #define | CTC0 3 |
| #define | CS02 2 |
| #define | CS01 1 |
| #define | CS00 0 |
| #define | FOC2 7 |
| #define | PWM2 6 |
| #define | COM21 5 |
| #define | COM20 4 |
| #define | CTC2 3 |
| #define | CS22 2 |
| #define | CS21 1 |
| #define | CS20 0 |
| #define | AS2 3 |
| #define | TCN2UB 2 |
| #define | OCR2UB 1 |
| #define | TCR2UB 0 |
| #define | COM1A1 7 |
| #define | COM1A0 6 |
| #define | COM1B1 5 |
| #define | COM1B0 4 |
| #define | FOC1A 3 |
| #define | FOC1B 2 |
| #define | PWM11 1 |
| #define | PWM10 0 |
| #define | ICNC1 7 |
| #define | ICES1 6 |
| #define | CTC1 3 |
| #define | CS12 2 |
| #define | CS11 1 |
| #define | CS10 0 |
| #define | WDTOE 4 |
| #define | WDE 3 |
| #define | WDP2 2 |
| #define | WDP1 1 |
| #define | WDP0 0 |
| #define | PA7 7 |
| #define | PA6 6 |
| #define | PA5 5 |
| #define | PA4 4 |
| #define | PA3 3 |
| #define | PA2 2 |
| #define | PA1 1 |
| #define | PA0 0 |
| #define | DDA7 7 |
| #define | DDA6 6 |
| #define | DDA5 5 |
| #define | DDA4 4 |
| #define | DDA3 3 |
| #define | DDA2 2 |
| #define | DDA1 1 |
| #define | DDA0 0 |
| #define | PINA7 7 |
| #define | PINA6 6 |
| #define | PINA5 5 |
| #define | PINA4 4 |
| #define | PINA3 3 |
| #define | PINA2 2 |
| #define | PINA1 1 |
| #define | PINA0 0 |
| #define | PB7 7 |
| #define | PB6 6 |
| #define | PB5 5 |
| #define | PB4 4 |
| #define | PB3 3 |
| #define | PB2 2 |
| #define | PB1 1 |
| #define | PB0 0 |
| #define | DDB7 7 |
| #define | DDB6 6 |
| #define | DDB5 5 |
| #define | DDB4 4 |
| #define | DDB3 3 |
| #define | DDB2 2 |
| #define | DDB1 1 |
| #define | DDB0 0 |
| #define | PINB7 7 |
| #define | PINB6 6 |
| #define | PINB5 5 |
| #define | PINB4 4 |
| #define | PINB3 3 |
| #define | PINB2 2 |
| #define | PINB1 1 |
| #define | PINB0 0 |
| #define | PC7 7 |
| #define | PC6 6 |
| #define | PC5 5 |
| #define | PC4 4 |
| #define | PC3 3 |
| #define | PC2 2 |
| #define | PC1 1 |
| #define | PC0 0 |
| #define | DDC7 7 |
| #define | DDC6 6 |
| #define | DDC5 5 |
| #define | DDC4 4 |
| #define | DDC3 3 |
| #define | DDC2 2 |
| #define | DDC1 1 |
| #define | DDC0 0 |
| #define | PINC7 7 |
| #define | PINC6 6 |
| #define | PINC5 5 |
| #define | PINC4 4 |
| #define | PINC3 3 |
| #define | PINC2 2 |
| #define | PINC1 1 |
| #define | PINC0 0 |
| #define | PD7 7 |
| #define | PD6 6 |
| #define | PD5 5 |
| #define | PD4 4 |
| #define | PD3 3 |
| #define | PD2 2 |
| #define | PD1 1 |
| #define | PD0 0 |
| #define | DDD7 7 |
| #define | DDD6 6 |
| #define | DDD5 5 |
| #define | DDD4 4 |
| #define | DDD3 3 |
| #define | DDD2 2 |
| #define | DDD1 1 |
| #define | DDD0 0 |
| #define | PIND7 7 |
| #define | PIND6 6 |
| #define | PIND5 5 |
| #define | PIND4 4 |
| #define | PIND3 3 |
| #define | PIND2 2 |
| #define | PIND1 1 |
| #define | PIND0 0 |
| #define | PE2 2 |
| #define | PE1 1 |
| #define | PE0 0 |
| #define | DDE2 2 |
| #define | DDE1 1 |
| #define | DDE0 0 |
| #define | PINE2 2 |
| #define | PINE1 1 |
| #define | PINE0 0 |
| #define | SPIF 7 |
| #define | WCOL 6 |
| #define | SPI2X 0 |
| #define | SPIE 7 |
| #define | SPE 6 |
| #define | DORD 5 |
| #define | MSTR 4 |
| #define | CPOL 3 |
| #define | CPHA 2 |
| #define | SPR1 1 |
| #define | SPR0 0 |
| #define | RXC 7 |
| #define | TXC 6 |
| #define | UDRE 5 |
| #define | FE 4 |
| #define | DOR 3 |
| #define | U2X 1 |
| #define | MPCM 0 |
| #define | RXCIE 7 |
| #define | TXCIE 6 |
| #define | UDRIE 5 |
| #define | RXEN 4 |
| #define | TXEN 3 |
| #define | CHR9 2 |
| #define | RXB8 1 |
| #define | TXB8 0 |
| #define | ACD 7 |
| #define | AINBG 6 |
| #define | ACO 5 |
| #define | ACI 4 |
| #define | ACIE 3 |
| #define | ACIC 2 |
| #define | ACIS1 1 |
| #define | ACIS0 0 |
| #define | EERIE 3 |
| #define | EEMWE 2 |
| #define | EEWE 1 |
| #define | EERE 0 |
| #define | SPM_PAGESIZE 128 |
| #define | RAMEND 0x45F |
| #define | XRAMEND 0xFFFF |
| #define | E2END 0x1FF |
| #define | E2PAGESIZE 0 |
| #define | FLASHEND 0x3FFF |
| #define | FUSE_MEMORY_SIZE 1 |
| #define | FUSE_CKSEL0 (unsigned char)~_BV(0) |
| #define | FUSE_CKSEL1 (unsigned char)~_BV(1) |
| #define | FUSE_CKSEL2 (unsigned char)~_BV(2) |
| #define | FUSE_SUT (unsigned char)~_BV(4) |
| #define | FUSE_SPIEN (unsigned char)~_BV(5) |
| #define | FUSE_BOOTRST (unsigned char)~_BV(6) |
| #define | FUSE_DEFAULT (FUSE_CKSEL0 & FUSE_CKSEL2 & FUSE_SPIEN) |
| #define | __LOCK_BITS_EXIST |
| #define | __BOOT_LOCK_BITS_0_EXIST |
| #define | __BOOT_LOCK_BITS_1_EXIST |
| #define | SIGNATURE_0 0x1E |
| #define | SIGNATURE_1 0x94 |
| #define | SIGNATURE_2 0x01 |
Definitions for ATmega161.
This file should only be included from <avr/io.h>, never directly.
1.8.13