RTEMS Logo

RTEMS 4.6.99.3 On-Line Library


ERC32 Timing Data Hardware Platform

PREV UP NEXT Bookshelf RTEMS SPARC Applications Supplement

10.2: Hardware Platform

All times reported in this chapter were measured using the SPARC Instruction Simulator (SIS) developed by the European Space Agency. SIS simulates the ERC32 -- a custom low power implementation combining the Cypress 90C601 integer unit, the Cypress 90C602 floating point unit, and a number of peripherals such as counter timers, interrupt controller and a memory controller.

For the RTEMS tests, SIS is configured with the following characteristics:

The ERC32's General Purpose Timer was used to gather all timing information. This timer was programmed to operate with one microsecond accuracy. All sources of hardware interrupts were disabled, although traps were enabled and the interrupt level of the SPARC allows all interrupts.


PREV UP NEXT Bookshelf RTEMS SPARC Applications Supplement

Copyright © 1988-2004 OAR Corporation