 |
RTEMS
5.0.0
|
15 #ifndef LIBBSP_ARM_ATSAM_SC16IS752_H 16 #define LIBBSP_ARM_ATSAM_SC16IS752_H 23 #define SC16IS752_RHR 0x0 24 #define SC16IS752_THR 0x0 25 #define SC16IS752_IER 0x1 26 #define SC16IS752_FCR 0x2 27 #define SC16IS752_IIR 0x2 28 #define SC16IS752_LCR 0x3 29 #define SC16IS752_MCR 0x4 30 #define SC16IS752_LSR 0x5 31 #define SC16IS752_MSR 0x6 32 #define SC16IS752_TCR 0x6 33 #define SC16IS752_SPR 0x7 34 #define SC16IS752_TLR 0x7 35 #define SC16IS752_TXLVL 0x8 36 #define SC16IS752_RXLVL 0x9 37 #define SC16IS752_IODIR 0xA 38 #define SC16IS752_IOSTATE 0xB 39 #define SC16IS752_IOINTENA 0xC 40 #define SC16IS752_IOCONTROL 0xE 41 #define SC16IS752_EFCR 0xF 44 #define SC16IS752_DLL 0x0 45 #define SC16IS752_DLH 0x1 48 #define SC16IS752_EFR 0x2 49 #define SC16IS752_XON1 0x4 50 #define SC16IS752_XON2 0x5 51 #define SC16IS752_XOFF1 0x6 52 #define SC16IS752_XOFF2 0x7 55 #define SC16IS752_FCR_FIFO_EN 0x01 56 #define SC16IS752_FCR_RX_FIFO_RST 0x02 57 #define SC16IS752_FCR_TX_FIFO_RST 0x04 58 #define SC16IS752_FCR_TX_FIFO_TRG_8 0x00 59 #define SC16IS752_FCR_TX_FIFO_TRG_16 0x10 60 #define SC16IS752_FCR_TX_FIFO_TRG_32 0x20 61 #define SC16IS752_FCR_TX_FIFO_TRG_56 0x30 62 #define SC16IS752_FCR_RX_FIFO_TRG_8 0x00 63 #define SC16IS752_FCR_RX_FIFO_TRG_16 0x40 64 #define SC16IS752_FCR_RX_FIFO_TRG_56 0x80 65 #define SC16IS752_FCR_RX_FIFO_TRG_60 0xc0 68 #define SC16IS752_EFCR_RS485_ENABLE (1u << 0) 69 #define SC16IS752_EFCR_RX_DISABLE (1u << 1) 70 #define SC16IS752_EFCR_TX_DISABLE (1u << 2) 73 #define SC16IS752_IER_RHR (1u << 0) 74 #define SC16IS752_IER_THR (1u << 1) 75 #define SC16IS752_IER_RECEIVE_LINE_STATUS (1u << 2) 76 #define SC16IS752_IER_MODEM_STATUS (1u << 3) 77 #define SC16IS752_IER_SLEEP_MODE (1u << 4) 78 #define SC16IS752_IER_XOFF (1u << 5) 79 #define SC16IS752_IER_RTS (1u << 6) 80 #define SC16IS752_IER_CTS (1u << 7) 83 #define SC16IS752_IIR_TX_INTERRUPT (1u << 1) 84 #define SC16IS752_IIR_RX_INTERRUPT (1u << 2) 87 #define SC16IS752_LCR_CHRL_5_BIT (0u << 1) | (0u << 0) 88 #define SC16IS752_LCR_CHRL_6_BIT (0u << 1) | (1u << 0) 89 #define SC16IS752_LCR_CHRL_7_BIT (1u << 1) | (0u << 0) 90 #define SC16IS752_LCR_CHRL_8_BIT (1u << 1) | (1u << 0) 91 #define SC16IS752_LCR_2_STOP_BIT (1u << 2) 92 #define SC16IS752_LCR_SET_PARITY (1u << 3) 93 #define SC16IS752_LCR_EVEN_PARITY (1u << 4) 94 #define SC16IS752_LCR_ENABLE_DIVISOR (1u << 7) 97 #define SC16IS752_LSR_TXEMPTY (1u << 5) 98 #define SC16IS752_LSR_RXRDY (1u << 0) 99 #define SC16IS752_LSR_ERROR_BITS (7u << 2) 102 #define SC16IS752_MCR_DTR (1u << 0) 103 #define SC16IS752_MCR_RTS (1u << 1) 104 #define SC16IS752_MCR_TCR_TLR (1u << 2) 105 #define SC16IS752_MCR_LOOPBACK (1u << 4) 106 #define SC16IS752_MCR_XON_ANY (1u << 5) 107 #define SC16IS752_MCR_IRDA_ENABLE (1u << 6) 108 #define SC16IS752_MCR_PRESCALE_NEEDED (1u << 7) 111 #define SC16IS752_MSR_dCTS (1u << 0) 112 #define SC16IS752_MSR_dDSR (1u << 1) 113 #define SC16IS752_MSR_dRI (1u << 2) 114 #define SC16IS752_MSR_dCD (1u << 3) 115 #define SC16IS752_MSR_CTS (1u << 4) 116 #define SC16IS752_MSR_DSR (1u << 5) 117 #define SC16IS752_MSR_RI (1u << 6) 118 #define SC16IS752_MSR_CD (1u << 7) 121 #define SC16IS752_EFR_ENHANCED_FUNC_ENABLE (1u << 4) 122 #define SC16IS752_EFR_SPECIAL_CHAR_DETECT (1u << 5) 123 #define SC16IS752_EFR_RTS_FLOW_CTRL_EN (1u << 6) 124 #define SC16IS752_EFR_CTS_FLOW_CTRL_EN (1u << 7) 128 #define SC16IS752_FIFO_DEPTH 64