19 #ifndef _RTEMS_SCORE_CPU_H 20 #define _RTEMS_SCORE_CPU_H 42 #define CPU_SIMPLE_VECTORED_INTERRUPTS TRUE 53 #define CPU_ISR_PASSES_FRAME_POINTER TRUE 90 #define CPU_HARDWARE_FP FALSE 91 #define CPU_SOFTWARE_FP FALSE 117 #define CPU_ALL_TASKS_ARE_FP FALSE 134 #define CPU_IDLE_TASK_IS_FP FALSE 165 #define CPU_USE_DEFERRED_FP_SWITCH TRUE 167 #define CPU_ENABLE_ROBUST_THREAD_DISPATCH FALSE 180 #define CPU_STACK_GROWS_UP FALSE 183 #define CPU_CACHE_LINE_BYTES 32 185 #define CPU_STRUCTURE_ALIGNMENT RTEMS_ALIGNED( CPU_CACHE_LINE_BYTES ) 197 #define CPU_MODES_INTERRUPT_MASK 0x00000001 199 #define CPU_MAXIMUM_PROCESSORS 32 293 #define _CPU_Context_Get_SP( _context ) \ 369 #define CPU_CONTEXT_FP_SIZE sizeof( Context_Control_fp ) 381 #define CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK 0 392 #define CPU_INTERRUPT_NUMBER_OF_VECTORS 32 398 #define CPU_INTERRUPT_MAXIMUM_VECTOR_NUMBER (CPU_INTERRUPT_NUMBER_OF_VECTORS - 1) 405 #define CPU_PROVIDES_ISR_IS_IN_PROGRESS FALSE 417 #define CPU_STACK_MINIMUM_SIZE (1024*4) 419 #define CPU_SIZEOF_POINTER 4 431 #define CPU_ALIGNMENT 4 456 #define CPU_HEAP_ALIGNMENT CPU_ALIGNMENT 468 #define CPU_STACK_ALIGNMENT CPU_ALIGNMENT 470 #define CPU_INTERRUPT_STACK_ALIGNMENT CPU_CACHE_LINE_BYTES 488 #define _CPU_Initialize_vectors() 500 #define _CPU_ISR_Disable( _isr_cookie ) \ 501 lm32_disable_interrupts( _isr_cookie ); 514 #define _CPU_ISR_Enable( _isr_cookie ) \ 515 lm32_enable_interrupts( _isr_cookie ); 529 #define _CPU_ISR_Flash( _isr_cookie ) \ 530 lm32_flash_interrupts( _isr_cookie ); 534 return ( level & 0x0001 ) != 0;
552 #define _CPU_ISR_Set_level( new_level ) \ 554 _CPU_ISR_Enable( ( new_level==0 ) ? 1 : 0 ); \ 608 #define _CPU_Context_Initialize( _the_context, _stack_base, _size, \ 609 _isr, _entry_point, _is_fp, _tls_area ) \ 611 uint32_t _stack = (uint32_t)(_stack_base) + (_size) - 4; \ 615 (_the_context)->gp = (uint32_t)_gp; \ 616 (_the_context)->fp = (uint32_t)_stack; \ 617 (_the_context)->sp = (uint32_t)_stack; \ 618 (_the_context)->ra = (uint32_t)(_entry_point); \ 636 #define _CPU_Context_Restart_self( _the_context ) \ 637 _CPU_Context_restore( (_the_context) ); 657 #define _CPU_Context_Initialize_fp( _destination ) 677 #define _CPU_Fatal_halt( _source, _error ) \ 683 #define CPU_USE_GENERIC_BITFIELD_CODE TRUE 701 typedef void ( *CPU_ISR_raw_handler )( void );
705 CPU_ISR_raw_handler new_handler,
706 CPU_ISR_raw_handler *old_handler
712 typedef void ( *CPU_ISR_handler )( uint32_t );
716 CPU_ISR_handler new_handler,
717 CPU_ISR_handler *old_handler
775 Context_Control_fp **fp_context_ptr
792 Context_Control_fp **fp_context_ptr
838 static inline uint32_t CPU_swap_u32(
842 uint32_t byte1, byte2, byte3, byte4, swapped;
844 byte4 = (value >> 24) & 0xff;
845 byte3 = (value >> 16) & 0xff;
846 byte2 = (value >> 8) & 0xff;
847 byte1 = value & 0xff;
849 swapped = (byte1 << 24) | (byte2 << 16) | (byte3 << 8) | byte4;
861 return v << 8 | v >> 8;
872 static inline CPU_Counter_ticks _CPU_Counter_difference(
873 CPU_Counter_ticks second,
874 CPU_Counter_ticks first
877 return second - first;
#define sp
stack-pointer */
Definition: regs.h:64
void _CPU_Exception_frame_print(const CPU_Exception_frame *frame)
Prints the exception frame via printk().
Definition: vectorexceptions.c:45
CPU_Counter_ticks _CPU_Counter_read(void)
Returns the current CPU counter value.
Definition: system-clocks.c:117
Thread register context.
Definition: cpu.h:196
void * _CPU_Thread_Idle_body(uintptr_t ignored)
Definition: idle-mcf5272.c:20
#define RTEMS_INLINE_ROUTINE
Definition: basedefs.h:65
unsigned ie
Definition: tte.h:76
LM32 Set up Basic CPU Dependency Settings Based on Compiler Settings.
void _CPU_Context_restore_fp(Context_Control_fp **fp_context_ptr)
Definition: cpu.c:207
Interrupt stack frame (ISF).
Definition: cpu.h:306
#define fp
frame-pointer */
Definition: regs.h:65
void _CPU_Context_switch(Context_Control *run, Context_Control *heir)
CPU switch context.
Definition: cpu_asm.c:91
void _CPU_Initialize(void)
CPU initialization.
Definition: cpu.c:45
#define CPU_swap_u16(value)
Definition: cpu.h:817
SPARC basic context.
Definition: cpu.h:242
uint32_t CPU_Counter_ticks
Unsigned integer type for CPU counter values.
Definition: cpu.h:1202
#define RTEMS_NO_RETURN
Definition: basedefs.h:101
uint32_t _CPU_ISR_Get_level(void)
Definition: cpu.c:88
RTEMS_INLINE_ROUTINE void _CPU_ISR_install_raw_handler(uint32_t vector, CPU_ISR_raw_handler new_handler, CPU_ISR_raw_handler *old_handler)
SPARC specific raw ISR installer.
Definition: cpu.h:703
bool _CPU_ISR_Is_enabled(uint32_t level)
Returns true if interrupts are enabled in the specified ISR level, otherwise returns false...
Definition: cpu.h:381
void _CPU_Context_restore(Context_Control *new_context) RTEMS_NO_RETURN
Definition: cpu_asm.c:111
uintptr_t CPU_Uint32ptr
Definition: cpu.h:668
uint32_t _CPU_Counter_frequency(void)
Returns the current CPU counter frequency in Hz.
Definition: system-clocks.c:112
#define ra
return address */
Definition: regs.h:66
RTEMS_INLINE_ROUTINE void _CPU_ISR_install_vector(uint32_t vector, CPU_ISR_handler new_handler, CPU_ISR_handler *old_handler)
SPARC specific RTEMS ISR installer.
Definition: cpu.h:605
unsigned v
Definition: tte.h:73
void _CPU_Context_save_fp(Context_Control_fp **fp_context_ptr)
Definition: cpu.c:198
The set of registers that specifies the complete processor state.
Definition: cpu.h:635
Context_Control_fp _CPU_Null_fp_context
Definition: cpu.c:45
#define gp
global data pointer */
Definition: regs.h:63