|
|
#define | I2S_DAIO_WORDWIDTH(val) BSP_FLD32(val, 0, 1) |
|
#define | I2S_DAIO_MONO BSP_BIT32(2) |
|
#define | I2S_DAIO_STOP BSP_BIT32(3) |
|
#define | I2S_DAIO_RESET BSP_BIT32(4) |
|
#define | I2S_DAIO_WS_SEL BSP_BIT32(5) |
|
#define | I2S_DAIO_WS_HALFPERIOD(val) BSP_FLD32(val, 6, 14) |
|
#define | I2S_DAIO_MUTE BSP_BIT32(15) |
|
|
#define | I2S_STATE_IRQ BSP_BIT32(0) |
|
#define | I2S_STATE_DMAREQ_0 BSP_BIT32(1) |
|
#define | I2S_STATE_DMAREQ_1 BSP_BIT32(2) |
|
#define | I2S_STATE_RX_LEVEL_GET(reg) BSP_FLD32GET(reg, 8, 11) |
|
#define | I2S_STATE_TX_LEVEL_GET(reg) BSP_FLD32GET(reg, 16, 19) |
|
|
#define | I2S_DMA_RX_ENABLE BSP_BIT32(0) |
|
#define | I2S_DMA_TX_ENABLE BSP_BIT32(1) |
|
#define | I2S_DMA_RX_DEPTH(val) BSP_FLD32(val, 8, 11) |
|
#define | I2S_DMA_TX_DEPTH(val) BSP_FLD32(val, 16, 19) |
|
|
#define | I2S_IRQ_RX BSP_BIT32(0) |
|
#define | I2S_IRQ_TX BSP_BIT32(1) |
|
#define | I2S_IRQ_RX_DEPTH(val) BSP_FLD32(val, 8, 11) |
|
#define | I2S_IRQ_TX_DEPTH(val) BSP_FLD32(val, 16, 19) |
|
|
#define | LPC24XX_I2S_RATE(val) BSP_FLD32(val, 0, 9) |
|
#define | LPC32XX_I2S_RATE_X_DIVIDER(val) BSP_FLD32(val, 0, 7) |
|
#define | LPC32XX_I2S_RATE_Y_DIVIDER(val) BSP_FLD32(val, 8, 15) |
|