RTEMS
5.2
Toggle main menu visibility
Main Page
Related Pages
Modules
Data Structures
Data Structures
Data Structure Index
Class Hierarchy
Data Fields
All
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Variables
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
Files
File List
Globals
All
_
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Functions
_
a
b
c
d
e
f
g
h
i
l
m
n
o
p
q
r
s
t
u
v
w
x
z
Variables
_
a
b
c
d
e
f
g
i
l
m
n
o
p
r
s
t
v
w
Typedefs
a
b
c
d
e
f
g
h
i
l
m
o
p
q
r
s
t
u
v
w
x
Enumerations
a
b
c
e
h
i
l
m
o
p
q
r
s
t
w
Enumerator
a
c
d
h
i
l
m
p
r
s
t
w
Macros
_
a
b
c
d
e
f
g
h
i
k
l
m
n
o
p
q
r
s
t
u
v
w
x
•
All
Data Structures
Files
Functions
Variables
Typedefs
Enumerations
Enumerator
Macros
Modules
Pages
bsps
bfin
include
libcpu
sicRegs.h
1
/* Blackfin System Interrupt Controller Registers
2
*
3
* Copyright (c) 2008 Kallisti Labs, Los Gatos, CA, USA
4
* written by Allan Hessenflow <allanh@kallisti.com>
5
*
6
* The license and distribution terms for this file may be
7
* found in the file LICENSE in this distribution or at
8
* http://www.rtems.org/license/LICENSE.
9
*/
10
11
#ifndef _sicRegs_h_
12
#define _sicRegs_h_
13
14
/* register addresses */
15
16
#define SIC_IMASK (SIC_BASE_ADDRESS + 0x000c)
17
#define SIC_IMASK_PITCH (0x40)
18
19
#define SIC_ISR (SIC_BASE_ADDRESS + 0x0020)
20
#define SIC_ISR_PITCH (0x40)
21
22
#define SIC_IAR_BASE_ADDRESS (SIC_BASE_ADDRESS + 0x0010)
23
#define SIC_IAR_PITCH 0x04
24
25
#define SIC_IAR0 (SIC_BASE_ADDRESS + 0x0010)
26
#if SIC_IAR_COUNT > 1
27
#define SIC_IAR1 (SIC_BASE_ADDRESS + 0x0014)
28
#endif
29
#if SIC_IAR_COUNT > 2
30
#define SIC_IAR2 (SIC_BASE_ADDRESS + 0x0018)
31
#endif
32
#if SIC_IAR_COUNT > 3
33
#define SIC_IAR3 (SIC_BASE_ADDRESS + 0x001c)
34
#endif
35
36
#define SIC_IWR (SIC_BASE_ADDRESS + 0x0024)
37
38
39
/* register fields */
40
41
42
43
#endif
/* _sicRegs_h_ */
Generated by
1.9.4
1.9.4