Interrupt support.  
More...
#include <rtems/score/armv4.h>
#include <bsp.h>
#include <bsp/irq.h>
#include <bsp/irq-generic.h>
#include <bsp/lpc32xx.h>
#include <bsp/linker-symbols.h>
#include <bsp/mmu.h>
 | 
| 
#define  | LPC32XX_MIC_STATUS_MASK   (~0x3U) | 
|   | 
| #define  | LPC32XX_IRQ_BIT_OPS_DEFINE | 
|   | 
| #define  | LPC32XX_IRQ_BIT_OPS_FOR_REG_DEFINE | 
|   | 
| 
#define  | LPC32XX_IRQ_OFFSET_ER   0U | 
|   | 
| 
#define  | LPC32XX_IRQ_OFFSET_RSR   4U | 
|   | 
| 
#define  | LPC32XX_IRQ_OFFSET_SR   8U | 
|   | 
| 
#define  | LPC32XX_IRQ_OFFSET_APR   12U | 
|   | 
| 
#define  | LPC32XX_IRQ_OFFSET_ATR   16U | 
|   | 
| 
#define  | LPC32XX_IRQ_OFFSET_ITR   20U | 
|   | 
◆ LPC32XX_IRQ_BIT_OPS_DEFINE
      
        
          | #define LPC32XX_IRQ_BIT_OPS_DEFINE | 
        
      
 
Value:unsigned bit = index & 0x1fU; \
  unsigned module = index >> 5
 
 
 
◆ LPC32XX_IRQ_BIT_OPS_FOR_REG_DEFINE
      
        
          | #define LPC32XX_IRQ_BIT_OPS_FOR_REG_DEFINE | 
        
      
 
Value:LPC32XX_IRQ_BIT_OPS_DEFINE; \
  unsigned module_offset = module << 14; \
  volatile uint32_t *reg = (volatile uint32_t *) \
    ((volatile char *) &lpc32xx.mic + module_offset + register_offset)