RTEMS CPU Kit with SuperCore  4.11.3
Macros
iom48 Definitions

Macros

#define SPM_PAGESIZE   64
 
#define RAMEND   0x2FF
 
#define XRAMEND   RAMEND
 
#define E2END   0xFF
 
#define E2PAGESIZE   4
 
#define FLASHEND   0xFFF
 
#define FUSE_MEMORY_SIZE   3
 
#define FUSE_CKSEL0   (unsigned char)~_BV(0) /* Select Clock Source */
 
#define FUSE_CKSEL1   (unsigned char)~_BV(1) /* Select Clock Source */
 
#define FUSE_CKSEL2   (unsigned char)~_BV(2) /* Select Clock Source */
 
#define FUSE_CKSEL3   (unsigned char)~_BV(3) /* Select Clock Source */
 
#define FUSE_SUT0   (unsigned char)~_BV(4) /* Select start-up time */
 
#define FUSE_SUT1   (unsigned char)~_BV(5) /* Select start-up time */
 
#define FUSE_CKOUT   (unsigned char)~_BV(6) /* Clock output */
 
#define FUSE_CKDIV8   (unsigned char)~_BV(7) /* Divide clock by 8 */
 
#define LFUSE_DEFAULT   (FUSE_CKDIV8 & FUSE_SUT0 & FUSE_CKSEL3 & FUSE_CKSEL2 & FUSE_CKSEL0)
 
#define FUSE_BODLEVEL0   (unsigned char)~_BV(0) /* Brown-out Detector trigger level */
 
#define FUSE_BODLEVEL1   (unsigned char)~_BV(1) /* Brown-out Detector trigger level */
 
#define FUSE_BODLEVEL2   (unsigned char)~_BV(2) /* Brown-out Detector trigger level */
 
#define FUSE_EESAVE   (unsigned char)~_BV(3) /* EEPROM memory is preserved through chip erase */
 
#define FUSE_WDTON   (unsigned char)~_BV(4) /* Watchdog Timer Always On */
 
#define FUSE_SPIEN   (unsigned char)~_BV(5) /* Enable Serial programming and Data Downloading */
 
#define FUSE_DWEN   (unsigned char)~_BV(6) /* debugWIRE Enable */
 
#define FUSE_RSTDISBL   (unsigned char)~_BV(7) /* External reset disable */
 
#define HFUSE_DEFAULT   (FUSE_SPIEN)
 
#define FUSE_SELFPRGEN   (unsigned char)~_BV(0) /* Self Programming Enable */
 
#define EFUSE_DEFAULT   (0xFF)
 
#define __LOCK_BITS_EXIST
 
#define SIGNATURE_0   0x1E
 
#define SIGNATURE_1   0x92
 
#define SIGNATURE_2   0x05
 

Detailed Description