RTEMS CPU Architecture Supplement
The default fatal error handler for this target architecture disables
processor interrupts, places the error code in XXX, and executes a
XXX instruction to simulate a halt processor instruction.
RTEMS CPU Architecture Supplement
Copyright © 1988-2008 OAR Corporation