RTEMS Logo

RTEMS 4.7.2 On-Line Library


MIPS Specific Information

prev UP NEXT Bookshelf RTEMS CPU Architecture Supplement

Chapter 4: MIPS Specific Information

  • MIPS Specific Information CPU Model Dependent Features
  • MIPS Specific Information Calling Conventions
  • MIPS Specific Information Memory Model
  • MIPS Specific Information Interrupt Processing
  • MIPS Specific Information Default Fatal Error Processing
  • MIPS Specific Information Board Support Packages
  • MIPS Specific Information Processor Dependent Information Table
  • The Real Time Executive for Multiprocessor Systems (RTEMS) is designed to be portable across multiple processor architectures. However, the nature of real-time systems makes it essential that the application designer understand certain processor dependent implementation details. These processor dependencies include calling convention, board support package issues, interrupt processing, exact RTEMS memory requirements, performance data, header files, and the assembly language interface to the executive.

    This document discusses the VENDOR XXX architecture dependencies in this port of RTEMS. The XXX family has a wide variety of CPU models within it. The part numbers ...

    XXX fill in some things here

    It is highly recommended that the XXX RTEMS application developer obtain and become familiar with the documentation for the processor being used as well as the documentation for the family as a whole.

    Architecture Documents

    IDT docs are online at http://www.idt.com/products/risc/Welcome.html

    For information on the XXX architecture, refer to the following documents available from VENDOR (`http//www.XXX.com/'):

    MODEL SPECIFIC DOCUMENTS

    For information on specific processor models and their associated coprocessors, refer to the following documents:


    prev UP NEXT Bookshelf RTEMS CPU Architecture Supplement

    Copyright © 1988-2004 OAR Corporation