RTEMS MIPS Applications Supplement
Depending on whether or not the particular CPU supports a separate interrupt stack, the XXX family has two different interrupt handling models.
RTEMS MIPS Applications Supplement
Copyright © 1988-2004 OAR Corporation