RTEMS 4.10.1 On-Line Library

Intel/AMD x86 Specific Information Default Fatal Error Processing

RTEMS CPU Architecture Supplement

5.5: Default Fatal Error Processing

The default fatal error handler for this architecture disables processor interrupts, places the error code in EAX, and executes a HLT instruction to halt the processor.

RTEMS CPU Architecture Supplement