RTEMS CPU Architecture Supplement
The RTEMS interrupt level mapping scheme for the ARM is not a numeric level as on most RTEMS ports. It is a bit mapping that corresponds the enable bit postions in the Current Program Status Register (CPSR). There are only two levels: IRQ enabled and IRQ disabled.
RTEMS CPU Architecture Supplement
Copyright © 1988-2008 OAR Corporation