RTEMS Logo

RTEMS 4.10.0 On-Line Library


PowerPC Specific Information

prev UP NEXT Bookshelf RTEMS CPU Architecture Supplement

Chapter 9: PowerPC Specific Information

  • PowerPC Specific Information CPU Model Dependent Features
  • PowerPC Specific Information Calling Conventions
  • PowerPC Specific Information Memory Model
  • PowerPC Specific Information Interrupt Processing
  • PowerPC Specific Information Default Fatal Error Processing
  • PowerPC Specific Information Board Support Packages
  • This chapter discusses the PowerPC architecture dependencies in this port of RTEMS. The PowerPC family has a wide variety of implementations by a range of vendors. Consequently, there are many, many CPU models within it.

    It is highly recommended that the PowerPC RTEMS application developer obtain and become familiar with the documentation for the processor being used as well as the specification for the revision of the PowerPC architecture which corresponds to that processor.

    PowerPC Architecture Documents

    For information on the PowerPC architecture, refer to the following documents available from Motorola and IBM:

    Motorola maintains an on-line electronic library for the PowerPC at the following URL:

    This site has a a wealth of information and examples. Many of the manuals are available from that site in electronic format.

    PowerPC Processor Simulator Information

    PSIM is a program which emulates the Instruction Set Architecture of the PowerPC microprocessor family. It is reely available in source code form under the terms of the GNU General Public License (version 2 or later). PSIM can be integrated with the GNU Debugger (gdb) to execute and debug PowerPC executables on non-PowerPC hosts. PSIM supports the addition of user provided device models which can be used to allow one to develop and debug embedded applications using the simulator.

    The latest version of PSIM is included in GDB and enabled on pre-built binaries provided by the RTEMS Project.


    prev UP NEXT Bookshelf RTEMS CPU Architecture Supplement

    Copyright © 1988-2008 OAR Corporation