RTEMS CPU Architecture Supplement
A subroutine may freely use registers r1 to r10 which are not preserved across subroutine invocations.
Copyright © 1988-2008 OAR Corporation
RTEMS CPU Architecture Supplement
RTEMS CPU Architecture Supplement